Since the introduction of public key cryptography, the problem of factoring large composites is of increased interest. The security of the most popular asymmetric cryptographic scheme RSA depends on the hardness of factoring large numbers. The best known method for factoring large integers is the General Number Field Sieve (GNFS). One important step within the GNFS is the factorization of mid-size numbers for smoothness testing, an efficient algorithm for which is the Elliptic Curve Method (ECM). Since the smoothness testing is also suitable for parallelization, it is promising to improve ECM via special-purpose hardware. We show that massive parallel and cost efficient ECM hardware engines can improve the cost-time product of the RSA moduli factorization via the GNFS considerably. The computation of ECM is a classical example for an algorithm that can be significantly accelerated through special-purpose hardware. In this work, we thoroughly analyze the prerequisites for an area-time efficient hardware architecture for ECM. We present an implementation of ECM to factor numbers up to 200 bits, which is also scalable to other bit lengths. ECM is realized as a software-hardware co-design on an FPGA and an embedded microcontroller (system-on-chip). Furthermore, we provide estimates for state-of-the-art CMOS implementation of the design and for the application of massive parallel ECM engines to the GNFS. This appears to be the first publication of a realized hardware implementation of ECM, and the first description of GNFS acceleration through hardware-based ECM.
Introduction
Since the ancient world, factoring integers has been investigated painstakingly by many mathematicians. With the dawn of asymmetric cryptography in the mid 1970s the problem of factoring large composites has again evoked increased mathematical interest. These days, the by far most popular asymmetric cryptosystem is RSA which was developed by Ronald Rivest, Adi Shamir and Leonard Adleman in 1977 [1] . The security of the RSA cryptosystem relies on the difficulty of factoring large numbers. Hence, the development of a fast factorization method could allow for cryptanalysis of RSA messages and signatures. However, till now the problem of factorization has remained hard.
Several efficient algorithms for factoring integers have been proposed. Each algorithm is appropriate for a different situation. For instance, the Elliptic Curve Method (ECM, see [2] ) allows for efficient factoring of medium sized numbers with relatively small factors. The Generalized Number Field Sieve (GNFS, see [3] ) is best for factoring numbers with large factors and, hence, can be used for attacking the RSA cryptosystem. However, as an intermediate step, the GNFS requires a method to efficiently factor lots of smaller numbers (factorization of the rests). An appropriate choice for this task is MPQS (Multiple Polynomial Quadratic Sieve) or ECM.
The current world record in factoring a random RSA modulus is 576 bits and was achieved with a complete software implementation of the GNFS in 2003 [4] , using MPQS for the factoriza-tion of the rests. For larger moduli it will become crucial to use special hardware for factoring.
Recently, some new hardware architectures for the sieving step in GNFS have been proposed (e.g., SHARK [5] , TWIRL [6] ). The efficiency of, e.g., SHARK (and possibly other innovative GNFS realizations) is directly related to efficient support units for smoothness testing within the architecture.
It appears that the use of ECM rather than MPQS is the better choice for this task, since the MPQS requires a larger silicon area and irregular operations. On the other hand, ECM is an almost ideal algorithm for dramatically improving the time-cost product through special purpose hardware. First, it performs a very high number of operations on a very small set of input data, and is, thus, not very I/O intensive. Second, it requires relatively little memory. Third, the operands needed for supporting GNFS are well beyond the width of current computer buses, arithmetic units, and registers, so that special purpose hardware can provide a much better fit. Lastly, it should be noted that the nature of the smoothness testing in the GNFS allows for a very high degree of parallelization. Hence, the key for efficient ECM hardware lies in fast arithmetic units.
Such units for modular addition and multiplication have been studied thoroughly in the last few years, e.g., for the use in cryptographic devices using ECC (Elliptic Curve Cryptography), see, e.g., [7, 8] . Therefore, we could exploit the well developed area of ECC architectures for our ECM design.
In this work, we present an efficient hardware implementation of ECM to factor numbers up to approximately 200 bits, which is also scalable to other bit lengths. We provide an elaborate specification of an area-time (AT) efficient ECM architecture, especially suited for hardware implementations. For proof-of-concept purpose, the ECM architecture has been realized as a softwarehardware co-design on an FPGA and an embedded microcontroller (system-on-chip). Timings of the real hardware for the operations of the ECM algorithm are presented. We also provide estimates for a state-of-the-art CMOS implementation of the design and for the application of massive parallel ECM engines to the GNFS. Our design has a good scalability to larger and smaller bit lengths. In some range, both the time and the silicon area depend linearly on the bit length. Such a design perfectly fits the needs of more recent proposals for hardware architectures for the GNFS (see, e.g., [5] ) and can reduce the overall costs of a GNFS device considerably.
There are many possible improvements of the original ECM. Based on these improvements, we adapted the method to the very restrictive memory requirements of efficient hardware, thus, minimizing the AT product. The parameters used in our implementation are best suited to find factors of up to about 40 bits.
For the implementation, a highly efficient modular multiplication architecture described by Tenca and Koç (see [9] ) is used and allows for reliable estimates for a future ASIC implementation.
We propose to group about 1000 ECM units together on an ASIC and describe a controlling unit that synchronously feeds the units with programming steps, such that the ECM algorithm does not need to be stored in every single unit. In this way we keep the overall ASIC area small and still do not need much bandwidth for communication.
Section 3 introduces ECM and some optimizations relevant for our implementation. The choice of parameters and arithmetic algorithms, the design of the ECM unit and a possible parallelization are described in Section 4. The next two sections present our FPGA implementation, some estimates for a realization as ASIC and a case study of GNFS support with ECM hardware. The last section collects results and conclusions.
Previous Work on ECM in Soft-and Hardware
To our knowledge, ECM has never been implemented in hardware before. In the context of specialpurpose hardware for the GNFS, [10] mentions, that the construction of special ECM hardware might be promising for supporting the GNFS. However, till now we are not aware of any publication dealing with ECM hardware.
ECM is related to Elliptic Curve Cryptosystems (ECC), hence, hardware implementations of recent ECC using Montgomery coordinates can also be of interest. The advantage of the use of Montgomery form curves in cryptography is the inherit resistance against side channel attacks due to almost indistinguishable group operations. I.e., the elementary operations for addition and duplication of points are quite similar. A handicap of the Montgomery form is the fact that not every arbitrary curve can be transformed into Montgomery form. Hence, there is merely interest in implementing ECC based on Montgomery form curves.
A parallel software implementation of ECM on several workstations (PentiumII@350 MHz, Linux OS) is reported in [11] . The implementation uses fast network switches and has been programmed based on the Message-Passing Interface (MPI) standard.
A well known free software implementation of the Elliptic Curve Method (ECM) to factor integers is available from [12] (GMP-ECM). The implementation is based on the GNU Multiple Precision Arithmetic Library (GMP). The original purpose of the project was to find a factor of 50 digits or more by ECM. By participation of several developers, GMP-ECM is an excellent resource for a state-of-the-art ECM software implementation, including many useful algorithms.
Elliptic Curve Method
The principles of ECM are based on Pollard's (p − 1)-method ( [13] ). A short summary of Pollard's method can be found in Appendix A.1. In the following, we describe H. W. Lenstra's Elliptic Curve Method (ECM, see [2] ).
The Algorithm
Let N be an integer without small prime factors which is divisible by at least two different primes, one of them q. Such numbers appear after trial division and a quick prime power test.
Let E/Q be an elliptic curve with good reduction at all prime divisors of N (this can be checked by calculating the gcd of N and the discriminant of E which very rarely yields a prime factor of N ) and a point P ∈ E(Q). Let E(Q) → E(F q ), Q → Q be the reduction modulo q. If the order o of P ∈ E(F q ) satisfies certain smoothness conditions described below, we can discover the factor q of N as follows: In the first phase of ECM, we calculate Q = kP where k is a product of primes p ≤ B 1 and prime powers p e ≤ B 2 with appropriate chosen smoothness bounds B 1 , B 2 . The second phase of ECM checks for each prime B 1 < p ≤ B 2 whether pQ reduces to the neutral element in E(F q ). Algorithm (1) summarizes all necessary steps for both phases of ECM. Phase 2 can be done efficiently, e.g., using the Weierstraß form and projective coordinates pQ = (x pQ : y pQ : z pQ )
by testing whether gcd(z pQ , N ) is bigger than 1. Note that we can avoid all gcd computations but one at the expense of one modular multiplication per gcd by accumulating the numbers to be checked in a product modulo N and performing one final gcd.
If using only one single curve, the properties of ECM are related to those of Pollard's (p − 1)-method. The advantage of ECM lies in the possibility of choosing a different curve after each trial to increase the probability of finding factors of N .
Algorithm 1 Elliptic Curve Method
Phase 1:
1. Choose arbitrary curve E/Q and point P ∈ E(Q) = O.
2. Choose smoothness bounds B1, B2 ∈ N and compute
3. Compute Q = kP = (xQ, yQ, zQ) and d = gcd(zQ, n).
Phase 2:
1. Set Π := 1.
2. For each prime p with B1 < p ≤ B2 compute pQ = (xpQ : ypQ : zpQ) and Π = Π × zpQ. and at most one additional prime between B 1 and B 2 , the prime factor q is discovered.
The procedure will be repeated for other elliptic curves and starting points. To generate them one commences with the starting point P and constructs an elliptic curve such that P lies on it.
It is possible that more than one or even all prime divisors of N are discovered simultaneously.
This happens rarely for reasonable parameter choices and can be ignored by proceeding to the next elliptic curve.
The running time of ECM is given by
thus, it depends on the size of the factors to be found and not on the size of N [14].
The Elliptic Curves
Apart from the Weierstraß form there are various other forms for the elliptic curves. We use Montgomery's form (1) and compute in the set S = E(Z/N Z)/{±1} only using the x-and zcoordinates.
It was suggested in [15] by Montgomery. Curves of this form always have an order divisible by 4. I.e., not every curve can be transformed to the Montgomery form. In our case, the curves can be chosen in such way that they have an order divisible by 12. Appendix A.2 describes the construction of such curves.
The residue class of P + Q in this set can be computed from P , Q and P − Q using 6 multiplications (2). A duplication, i. e. 2P , can be computed from P using 5 multiplications (3). Since we are only interested in checking whether we obtain the point at infinity for some prime divisor of N computing in S is no restriction. In the following we will not distinguish between E(Z/N Z) and S, and pretend to do all computations in E(Z/N Z).
Addition:
(2)
The First Phase
If the triple (P, nP, (n+1)P ) is given we can compute (P, 2nP, (2n+1)P ) or (P, (2n+1)P, (2n+2)P )
by one addition and one duplication in Montgomery's form. Thus Q = kP can be calculated using [log 2 k] additions and duplications according to Algorithm 2, amounting to 11[log 2 k] multiplica-tions. In the case z P = 1 we can reduce this to 10[log 2 k] multiplications.
Algorithm 2 Exponentiation for Curves in Montgomery Form
INPUT: Basis g ∈ G with g = (gtgt−1 . . . g1g0)2 and a point P on the curve E M :
OUTPUT: Product Q = gP .
2. for i = t − 1 to 1 do:
4. else Q = 2Pn.
return Q
By handling each prime factor of k separately and using optimal addition chains the number of multiplications can be decreased to roughly 9.3[log 2 k] (see [15] ). The addition chains can be precalculated.
The Second Phase
The standard way to calculate the points pQ for all primes B 1 < p ≤ B 2 is to precompute a (small) table of multiples kQ where k runs through the differences of consecutive primes in the interval ]B 1 , B 2 ]. Then, p 0 Q is computed with p 0 being the smallest prime in that interval and the corresponding table entries are added successively to obtain pQ for the next prime p. Two major improvements have been proposed for ECM ( [16, 15] ). Using Montgomery's form, the procedure is difficult to implement but can be improved as follows.
The improved standard continuation uses a parameter 2 < D < B 1 . First, a table T of multiples done in Montgomery's form) and accumulate the product of all x mDQ z kQ − x kQ z mDQ for which
The memory requirements for the improved standard continuation are 
Methodology
We will now discuss the parameterization of ECM, optimized for our purposes. Finally, the design of the ECM unit is described.
Parameterization of the ECM Algorithm
Our implementation focusses on the factorization of numbers up to 200 bits with factors of up to around 40 bits. Thus, "good" parameters for B 1 , B 2 , and D have to be found, yielding a high probability of success and a relatively small running time and area consumption. With the running time depending on the size of the (unknown) factors to be found, optimal parameters cannot be known beforehand. Hence, good parameters can be found by experiments with different prime bounds.
Deduced from software experiments, we choose B 1 = 960 and B 2 = 57.000 as prime bounds.
The value of k has 1375 bits, hence, assuming the binary method (Algorithm 2), 1374 point additions and point duplications for the execution of phase 1 are required. Due to the use of Montgomery coordinates, the coordinate z P of the starting point P can be set to 1, thus, addition takes only 5 multiplications instead of 6. The improved phase 1 (with optimal addition chains) has to use the general case, where z P = 1. For the sake of simplicity and a preferably simple control logic, we choose the binary method for the time being. For the chosen parameters, the computa-tional complexity of phase 1 is 13740 modular multiplications and squarings For a high probability of success (> 90%) for the parameters given, software experiments suggest to run ECM on approximately 20 different curves.
Design of the ECM Hardware
The ECM unit mainly consists of three parts: the ALU (Arithmetic Logic Unit), the memory part (register) and an internal control logic (see Figure 1) . Each unit has a very low communication overhead since all results are stored inside the unit during computation. Before the actual computation starts, all required initial values (x P , N, A 24 ) are assigned to memory cells of the unit.
Only at the very end when the product Π has been computed, the result is read from the unit's memory. Commands are generated and timed by a central control logic outside the ECM unit(s).
Central Control Logic
The central control logic is connected to each ECM unit via a control bus (ctrl). It coordinates the data exchange with the unit before and after computation and starts each computation in the unit 
Internal Control Logic
Each unit possesses an internal control logic in order to coordinate the data in-and output from and to the registers, respectively. Once a command with the corresponding start bit is set, the computation inside the unit is started. Once the computation is finished, a bit is set to '1' to indicate the unit's availability for further commands. The modular arithmetic is coordinated inside the ALU and communicated with the internal control logic.
Memory
The addresses specified above refer to relative addresses inside each unit since we want to address the same register in multiple units in parallel. For reading from/ writing to a single register in a specific unit, the unit needs to be addressed separately. In combination with a unique address for each unit, a register has a unique hardware address and can be addressed from outside the unit. This is imperative since the central control logic writes data to these registers before phase 1 starts and it reads data from one of the registers after phase 2 has been finished. Each register can contain n bits and is organized in e = PSfrag replacements
Arithmetic Logic Unit (ALU)
The ALU performs the arithmetic modulo 2N , i.e., modular multiplication, modular squaring, modular addition and subtraction. Possible benefit from using multiple ALUs in one ECM unit is discussed in Appendix A.4.
Objectives for the choice of implemented algorithms are mentioned in Subsection 4.3.
Choice of the Arithmetic Algorithms
The main purpose of the design is to synthesize an area-time efficient implementation of ECM.
Hence, all algorithms are chosen to allow for low area and relatively high speed. Low area consumption can be achieved by structures, which allow for a certain degree of serialization and, hence, do not require much memory. For ECM, we have chosen a set of algorithms which seem to be very well suited for our purpose. In the following, we briefly describe the algorithms for modular addition, subtraction, and multiplication to be implemented for the ALU. Squaring is done with the multiplication circuit since a separate hardware circuit for squaring would increase the overall AT product. Similarly, subtraction can be computed with a slightly changed adder circuit.
Computing with Montgomery Residues
It is well known that the Montgomery multiplication ( [17] ) is an efficient method for modular multiplication. Montgomery's algorithm replaces divisions by simple shift operations and, thus, is very efficient in hard-and software. The method is based on a representation of the residue class modulo the modulus N . The corresponding N − residue of an integer x is defined as
where r = 2 n with 2 n−1 < N < 2 n such that gcd(r, N ) = 1 (which is always true for N odd).
Since it is costly to switch always between integers and their N −residue and vice versa, we will perform all computations in the residue class.
Modular Multiplication
An efficient Montgomery multiplier, highly suitable for our design is described in [9] . The presented multiplier architecture allows for word wise multiplication and is scalable regarding operand size, word size, and pipelining depth. The internal word additions are performed by simple adders. 
The depicted hardware performs a slightly modified Multiple Word Radix-2 Montgomery Multiplication (Algorithm 3). Instead of more expensive word-wise addition in step (a) we have used only bit operations. In Algorithm 3, word and bit vectors are represented as:
, where words are marked with superscripts and bits are marked with subscripts.
The final reduction step of originally proposed Montgomery multiplication can be omitted when the following condition is fulfilled:
With bounded input values X, Y < 2M , the output value is also bounded (S < 2M ).
According to [9] , the number of clock cycles per multiplication is given by Equation (4):
A minimal AT product of the sole multiplier can be achieved with a word width of 8 bits and a pipelining depth of 1 (w = 8, p = 1, see [9] ). However, for our ECM architecture, the AT product does not only depend on the AT product of the multiplier. In fact, the multiplier only takes a comparably small part of the overall area. On the other hand, the overall speed relies primarily on the speed of the multiplier. Thus, we choose a pipelining depth of p = 2 for word width w = 32 bits, in order to achieve a higher speed.
Algorithm 3 Multiple Word Radix-2 Montgomery Multiplication [9]
1. S = 0 2. for i = 0 to n − 1 do: 
Modular Addition and Subtraction
Addition and subtraction is implemented as one circuit. As with the multiplication circuit, the operations are done word wise and the word size and number of words can be chosen arbitrary.
Since the same memory is used for input and output operands, we choose the same word size as for the multiplier. The subtraction relies on the same hardware, only one input bit has to be changed (sub = 1) in order to compute a subtraction rather than an addition (see Figure 4 , FA denotes a full adder). All operations are done modulo 2N . 
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The actual computation is done in a word wise manner using a word size of w = 32. Algorithms 4 and 5 show the elementary steps of a modular addition and subtraction, respectively.
If |x + y| < 2N a reduction can be applied by simple subtraction of twice the modulus 2N .
Hence, following algorithm is used for the modular addition:
Algorithm 4 Modular addition
INPUT: Two integers x, y < 2N OUTPUT: Sum z = x + y mod 2N
z contains the result and T is a (temporary) register. A comparison z < 2N takes the same amount of time than a subtraction T = z − 2N . Thus, we compute the subtraction in all cases and decide by the sign of the values, which one to take as the result (z or T ). If T is the correct result, the content of T has to be copied to the register z.
For a modular addition, we need at most
clock cycles, where e is the number of words (for implemented non-redundant form of operands
). On average, we would only have to reduce every second time. However, since the control of phase 1 and phase 2 is parallelized for many units, we have to assume the worst case running time which is given by Equation (5).
The subtraction x − y can be accomplished by the addition of x with the bitwise complement of y and 1. The addition of 1 is simply achieved by setting the first carry bit to one (c = 1) (Step 1).
Since the result can be negative, a final verification is required. If necessary, the modulus has to be added. Following algorithms describes the modular subtraction:
In step 1, both memory cells z and T obtain the same value, which can be done in hardware in parallel at the same time without any additional overhead. After the computation of the difference, one can check for the correctness of the result. OUTPUT: Difference z = x − y mod 2N
Hence, subtraction can be performed more efficiently than addition and requires in the worst case T sub = 2 × (e + 1) (6) clock cycles.
Parallel ECM
ECM can be perfectly parallelized by using different curves in parallel since the computations of each unit are completely independent. For the control of more than one ECM unit, it is essential to know that both phases, phase 1 and phase 2, are controlled completely identical, independent of the composite to be factored. Figure 5 shows the control of several ECM units in parallel. 
Implementation
This section presents the actual hardware implementation done on a system-on-chip (FPGA and embedded microprocessor). This first hardware implementation of ECM is designed as a proof-ofconcept. Remark, that all timings are obtained by using real hardware, not only simulation.
Hardware Platform
The ECM implementation is realized as a hybrid design. It consists of an ECM unit implemented on an FPGA (Xilinx Virtex2000E-6) and a control logic implemented in software on an embedded microcontroller (ARM7TDMI, 25MHz). For more information on the hardware platform used, the interested reader is referred to [19] . The ECM unit is coded in VHDL and was synthesized for a Xilinx FPGA (Virtex2000E-6, see [20] ). For the actual VHDL implementation, memory cells have been realized with the FPGA's internal block RAM. For simulation, ModelSim was used, synthesis and place&route was done using FPGA Advantage's RTL tools.
The unit, as implemented, listens for commands which are written to control register accessible by the FPGA. Required point coordinates and curve parameters are loaded into the unit before the first command is decoded. For this purpose, these memory cells are accessible from the outside by a unique address. Internal registers, which are only used as temporary registers during the computation are not accessible from the outside.
The control of the unit is done by the microcontroller present on the board and controls the data transfer from and to the units, and issues the commands for all steps in phase 1 and phase 2.
For code generation, debugging and compilation, the ARM Developer Suite 1.2 was used. For details on the ARM microprocessor, see [21] . At a later stage, a soft coded processor core (in VHDL) could be used instead an ARM microprocessor.
The actual design was done for n = 198 bit composites. The parameters for the multiplier are p = 2 and w = 32. Scaling the design to bit lengths from 100 to 300 bits can be easily accomplished.
In this case, the AT product will de-/ increase according to the size of n 2 .
Results
After the synthesis and place and route, the binary image was loaded onto the FPGA and clocked with a frequency of 25MHz. Hence, the cycle length of the ALU performing the modular arithmetic is 40ns. Table 2 shows the timings of relevant operations of the implementation. The timings of both phases include the time required for data I/O. For the FPGA used, the actual design has a maximum clock frequency of approximately 38MHz. Due to the limits of the board's clock generation capabilities, only 25MHz are applied for our timing analysis. Although a squaring is computed with the multiplication circuit, the overhead is slightly lower yielding a mere 0.3% faster execution. Point addition in phase 1 is more efficient since it makes use of the fact, that the z coordinate of the difference of points can be chosen to be 1.
Remark, that the work on phase 2 is still in progress. Though the FPGA part of phase 2 has been completed, the complicated control logic has still to be optimized and partially revised. Parts of phase 2 are already running on the platform, some parts are in progress. Hence, we provide an estimate of the running time based on the running time of the timings given in Table 2 . Based on experience from the complete hardware implementation of phase 1, we believe this estimate is fairly accurate.
The ECM unit including the full support for the phase 1 and 2 of the ECM with the word width w = 32 bits, number of words e = 7, level of pipeline p = 2 has the following area requirements: 
A Case Study: Supporting GNFS with ECM ASICs
Building an efficient and cheap ECM hardware can influence the overall performance of the GNFS since ECM can be perfectly used for smoothness testing within the GNFS (see [5] ). In this section, we briefly estimate the costs, space requirements and power consumption of a special ECM hardware as ASIC. This special hardware could be produced as single ICs (such as common CPUs), ready for the use in larger circuits. We choose a setting with a word width w = 8 and assume the use of carry save adders to allow for a higher clock rate (see [9] ).
Estimation of the Running Time
We can determine the running time of both phases on basis of the underlying ring arithmetic. The upper bounds for the number of clock cycles of a modular addition and a modular subtraction are given in Equations (5) and (6), respectively. A setting with n = 199, w = 8, p = 8, and e = 25 yields T add = 3(e + 1) = 78 and T sub = 2(e + 1) = 52 cycles. According to 4, the implemented multiplier requires T mul = 666 cycles. For each operation we should include T init = 2 cycles for initialization of ALU at the beginning of each computation.
For the group operations for phase 1 we obtain T P add = 5T mul + 3T add + 3T sub + 11T init = 3742 cycles and T P dbl = 5T mul + 2T add + 2T sub + 9T init = 3608 cycles clock cycles. For phase 2, T P add changes to T P add = 4410 cycles since z A−B = 1 in most cases, hence, we have to take the multiplication with z A−B into account.
The total cycle count for both phases is T P hase 1 = 1374(T P add + T P dbl ) = 10098900 cycles and T P hase 2 = 1881T P add + 50T P dbl + 13590T mul = 17553730 cycles clock cycles. Excluding the time for pre-and post-processing, a unit needs approximately 27.7×10 6 clock cycles for both phases on one curve. If we assume a frequency of 500 MHz, such a complex computation can be performed in approximately 55 ms.
Estimation of Area Requirements
According to [9] 2 , the multiplier with w = 8, p = 8 requires 21400 transistors in standard CMOS per 300mm wafer, as done in [6] , the ECM units would cost less than $ 45.000 for the whole GNFS architecture, which is neglectable in the context of the overall costs.
Conclusions
With the work on hand, we present a thorough analysis of adequate algorithms for an ECM hard- As demonstrated, ECM can be perfectly parallelized and, thus, an implementation at a larger scale can be used to assist the GNFS factoring algorithm by carrying out all required smoothness tests. A low cost ASIC implementation of ECM can decrease the overall costs of the GNFS architecture SHARK, as shown in [5] . We believe that an extensive use of ECM for smoothness testing can further reduce the costs of such a GNFS machine.
As future steps, the control logic for the second phase will be finalized. Variants of phase 2 can be examined in order to achieve the lowest possible AT product. To achieve a higher maximal clock frequency of the ECM unit, the control logic inside the unit might be optimized.
Since most of the computation time is spent for modular multiplications, an improvement of the implementation of the multiplication directly affects the overall performance. Hence, alternative architectures for the multiplication can be investigated.
With the VHDL source code at hand, the next logic step is the design and simulation of a full custom ASIC containing the logic, which currently is implemented in the FPGA. For an ASIC implementation, a parallel design of many ECM units is preferable. The control can still be handled outside the ASIC by a small microcontroller, as it is the case with the work at hand.
Alternatively, a soft core of a small microcontroller can be adopted to the specific needs of ECM and be implemented within the ASIC. With a running ECM ASIC, exact cost estimates for the support of algorithms such as the GNFS can be obtained.
A Appendix

A.1 Pollard's (p − 1)-algorithm
Let k, N ∈ N with N being the composite to be factored. Furthermore, q|N with q ∈ P. Let a ∈ Z be coprime to N , i.e., gcd(a, N ) = 1. Let e = k(q − 1).
By little Fermat,
q|N yields gcd(a e − 1, N ) > 1.
If a e ≡ 1 mod N then 1 < ggT (a e − 1, N ) < N.
In this case, we found a non-trivial divisor of N .
We cannot compute e = k(q − 1) since q is unknown. Instead, we assume that q − 1 can be decomposed into many small factors below a certain threshold B 1 . The highest prime power dividing q − 1 is denoted as B 2 . q − 1 is then called (B 1 , B 2 )-smooth. Now, choose e such that e = pi∈P,pi≤B1
Hopefully, the computation of a e with d = ggT (a e − 1, N ) yields a non-trivial factor d of N .
Generally, Pollard's method can be defined as follows:
Let G q := (Z/qZ) and G N := (Z/N Z) be multiplicative groups and let G N → G q , a →ā be the reduction modulo q. A factor of N is found, if a e ≡ 1 mod N and a e ≡ 1 mod q, i.e.,
with o being the order of an element.
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A
.2 Finding Suitable Curves in Montgomery Form
Assume a curve of the form
Such curves have a group order divisible by 4.
To obtain an order divisible by 12, choose A and B such, that
The point
is on the curve, if 3a
2 is a rational square, which can be obtained by
)/4u and u 3 − 12u being a rational square. It is also possible to find suitable curves with torsion groups of order of 16 (see [22, 15] ) but yield no noticeable performance increase for our application.
A.3 Useful Propositions
Following Lemma allows us to reduce the complexity by repeatedly multiplying a difference of two products instead of computing complex point operations each step:
Lemma 1 Let q = a + b with a and b coprime (which is true for any prime p). Furthermore, let qQ = A + B with A = aQ and B = bQ, then z qQ = 0 mod t for gcd(z Q , n) = 1 if and only if
Montgomery's point addition formula yields
2. if z qQ ≡ 0 mod t, qQ is the identity point on the elliptic curve over F t . Hence, A = −B, i.e.
A and B are zero or
A = B = 0 yields Q = 0, thus t|z Q , which is a contradiction to the assumption of gcd(z Q , n) =
Then we have
x A /z A ≡ x B /z B mod t and
A.4 Use of Multiple ALUs
In this subsection, we will discuss the influence of using more than one ALU on the execution time and area of both phases. We have to find a trade-off between lowering the overall execution time and increasing area. Obviously, a naive approach would be the parallel use of 10 ALUs instead of one to compute every multiplication in parallel. But most operations depend on previously made computations and are, thus, not completely parallizable. Even if some operations are parallizable, their results have to be stored for post-processing, hence, more registers are required.
Typical operations during phase 1 are the point operations point addition and point duplication. Table 3 shows the sequence of required computations for a point addition (with z P = 1, as implemented for phase 1). The operations for multiplication, addition and subtraction are denoted as mul, add and sub, whereas the output operand is the first argument and the two input arguments are at the second and last position. T i are temporary registers. We identify at most two independent multiplication operations in this operation, i.e., before starting with the multiplications 9 and 10, the results of the multiplications from steps 3 and 6 (and some additions and subtractions) have to be available.
Hence, at most two ALUs can significantly improve the execution time of phase 1. Table 4 shows the parallelized sequence of the point addition for two ALUs. In step 6 we can see ALU 1
running idle for the time of a multiplication since the point addition algorithm cannot be optimal parallelized. If we neglect the time for addition and subtraction, we can reduce the execution time by 40%. The number of temporary registers increases by 50% from 4 to 6.
The Table 5 and 6 show the computations for a point duplication with 1 and 2 ALUs, respectively. Similar to point addition, we cannot manage an optimum parallization since ALU 1 is running idle for some time.
The overall running time in the parallelized algorithm can be reduced by approximately 40%, the number of required registers for intermediate results stays constant.
Phase 2, parameterized according to Section 4.1, is more complicated to parallelize. All point operations can be parallelized as described above. The computations for the product involve three multiplications, where two can be executed in parallel. Hence, an acceleration of approximately 35% can be achieved with two ALUs 3 .
Combining both phases, two ALUs yield a total speed up of 37%. Hence, the AT product of two ALUs is higher than that of a single ALU. Additionally, two more registers for intermediate values are required. However, considering the AT complexity of the entire ECM unit, the AT product does slightly decrease. The reason for this behavior is the impact of the area due to the 21 registers of the unit. An additional ALU and 2 more registers only slightly influence the total area consumption, hence, yielding a lower AT product.
